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Abstract 
[n this paper, the widely adopted "hole in the inversion 
layer" (HIL) model for predicting the amplitude of 
random telegraph noise (RTN) in nanoscale MOSFETs, 
is theoretically revisited with focusing on its scaling 
limit and validation range. It is found that this simple 
physical model fail to apply on ultra-scaled devices with 
L<20nm and/or W<lOnm, due to the non-negligible 
impact from source/drain and the failure of assumed 
equivalence to resistor network in ultra-scaled devices. 
This work provides a deeper understanding to this model 
and is helpful for accurate prediction of RTN amplitude 
in nanoscale devices and circuits. 
1. Introduction 
The random telegraph noise (RTN) in nanoscale MOS 
devices and circuits is one of the critical reliability 
concerns for 16/14nm node and beyond. Its amplitude 
increases rapidly with device scaling and is therefore 
arousing more and more attention nowadays. Many 
attempts have been made to predict RTN amplitude in 
nanoscale MOSFETs so far [1-12]. Among them, what is 
worth mentioning is the "hole in the inversion layer" 
(HIL) model firstly proposed by Yau et al. [6]. Since 
then, several modifications or improvements have been 
made on this simple physical model [7-S]. Recently, 
Cheung et al. revisited this model and proposed a 
quantitative method to define the "hole" size [9, 10, [2]. 
The application of this new version of H[L model in 
relatively large device (channel size much larger than the 
"hole" size) have been verified through both experiments 
and TCAD simulations [9-lS]. 
As CMOS technology will continue to scale down 
beyond 10nm node in the near future, the device size 
might be comparable or even smaller than the "hole" size. 
Therefore, the applicability of this model for ultra-scaled 
devices should be carefully examined. [n this paper, the 
RTN amplitudes in nanoscale MOSFETs are investigated 
with 3D 'atomistic' device simulations. The scaling limit 
of the H[L model and the underlying physics are 
discussed in great detail. 
2. "Hole in the inversion layer" (HIL) model revisited 
In this model, carrier trapped in gate oxide defect 
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states is treated as a point charge. The charge will 
apparently induce a local Vth shift in a circle area, thus 
decrease the electron density and conductivity in this 
region. For case of simplicity, at the first-order 
approximation, this model assumes that the channel can 
be divided into two parts, as shown in Fig. 1: in one part 
the conductivity degrades to zero, like a "hole" in the 
inversion layer induced by the trapped charge; while the 
conductivity remains undisturbed outside the "hole". 
(J does not 
in the hole 
Fig. 1 Schematic diagram of the "hole in the inversion layer" 
(HIL) model. It is assumed the conductivity reduces to zero 
inside the hole and remain unaffected outside the hole. 
Then the RTN amplitude (LHd/Id) can be gained by 
solving an equivalent resistor network [4,5,9-12]: 
LlId 4r2 
Id (L - 2r)(W - 2r) + 2Wr (1) 
where r represents the radius of the "hole", L represents 
channel length and W represents channel width. 
3. Simulation results and analysis 
The GSS 3D 'atomistic' TCAD simulator GARAND 
is applied here with careful calibrations [19]. For simple 
examine of the HIL model, single trap is located at the 
middle of the channel in each NMOS device with 
channel doping of 2xlScm-3 and EOT of O.Snm. In the 
following simulations, V d is kept at 0.05Y. 
The electron density around the mid-channel before 
(named "fresh device" here) and after the trapping of an 
electron are extracted. As shown in Fig. 2, the trapped 
electron induces a region where the electron density 
decreases drastically, consistent with the expectation 
from H[L model. 
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Fig. 2 The relative degradation of electron density (normalized 
to fresh device) around the trap location (in the middle) in a 
device with L=25nm and W=25nm at Vg=O_IV. Note that the 
LlW coordinates means the LlW direction (also in Figs_ 6-9). 
The RTN amplitude (i1Id/Id) can be extracted under 
different V g and different channel length, as shown in 
Fig. 3. The voltage dependence is consistent with HIL 
model, however, interestingly RTN amplitudes in 
ultra-scaled devices show a non-monotonic dependence 
on channel length, which disagrees with the prediction of 
the HIL model. 
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Fig. 3 RTN amplitude dependence on gate voltages (a) and 
channel length (b). It is worth noting that amplitude shows a 
non-monotonic L dependence in ultra-scaled devices. 
Based on the value of i1ld/ld, one can obtain the "hole" 
radius using Eq. (1). For example, i1ld/ld=23% below 
threshold in the device with L=25nm and W=25nm, thus 
the hole size can be extracted as r=5.2nm. The extracted 
hole radius (@Vg=O.IV) against channel length are 
shown in Fig. 4. It can be seen that the hole radius 
remain a constant for L:?:25nm, while showing almost a 
linear decrease with channel length when L<20nm. 
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Fig. 4 The extracted hole radius (normalized) against channel 
length. The linear fitting in sub-20nm device is also shown. 
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Fig. 5 RTN amplitude dependence on channel width. L is kept 
at 25nm. Md/Id is far less than 100% as predicted by HIL 
model when W<2r, until extreme narrow W. 
For devices whose width is less than 2r (r=5.2nm in 
large devices), the HIL model suggests a 100% RTN 
amplitude, which disagrees with simulation results, as 
shown in Fig. 5. 
4. Limiting factors in HIL model 
A. Impact of source/drain on "hole" size 
It is believed that in sub-threshold region the electron 
density is very low, the trapped charge is electrostatic 
interacted or screened mainly by the gate and the Si body, 
thus will show little dependence on channel length. It is 
true in long devices, as shown in Fig. 4, which is 
consistent with [14]. 
However, in very short devices, the impact of the 
heavily doped source/drain cannot be neglected as was 
done in long devices. The high density of electrons in 
source/drain region in vicinity will have apparent impact 
on the electrostatics and thus affect the "hole" size. As 
shown in Fig. 6, the normalized electron density 
degradation is almost the same in longer devices with 
L:?:25nm. However, in the device with L= I Onm, the 
trapped charge impact on channel electron density is 
weaker, due to non-negligible impact from source/drain. 
Therefore, we cannot use a universally defined "hole" 
radius (from long devices) in the HIL model. Otherwise, 
the RTN amplitude would be largely overestimated in 
ultra-scaled devices. 
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Fig. 6 Electron density degradation (normalized to fresh device) 
around the trap location in devices at Vg=O.IV. 
B. Failure of the equivalence to resistor network 
Another important issue is that, HIL model obtains the 
RTN amplitude by solving the equivalent network. In 
fact, a long channel can be divided into three parts: 
undisturbed region near the source, disturbed region 
around the trap and undisturbed region near the drain. 
In the undisturbed the current transmits along the 
channel, which can be solved by the equivalent 
resistor network; while in the disturbed region, the 
current has component in the width direction which 
can hardly be expressed by the resistor network. What 
one can do is to equal the conductivity of the whole 
disturbed region to a resistive network with a cored out 
hole, as shown in Fig. 7. 
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Fig. 7 (Left) Schematic picture of a long channel device and its 
equivalent resistor network, whose channel can be divided into 
three parts. (Right) Current density degradation (normalized to 
fresh device) in a device with L=25nm and W=25nm. 
However, if the channel is not long enough to include 
the entire disturbed region, as is the case in a device with 
L=10nm shown in Fig. 8. One cannot assume the 
conductivity of the channel is the same as the equivalent 
resistor network. In such case, as the HIL model assumes 
the conductivity to be zero inside the hole, it will 
underestimate the conductivity inside the hole and thus 
overestimate the RTN amplitude. This factor also 
contributes to the decrease of the "hole" radius in very 
short devices. 
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Fig. 8 (Left) Schematic picture of a short channel device and 
its "equivalent" resistor network, whose channel fails to 
include the entire disturbed region. (Right) Normalized current 
density degradation in a device with L=lOnm and W=25nm. 
5. Practical scaling limit of HIL model 
As mentioned above, the channel size should be large 
enough to: (1) neglect the impact of source/drain (2) 
cover the entire disturbed region. Thus, one can estimate 
the practical scaling limit of channel length considering 
the second criterion, shown in Fig. 9. The channel should 
be longer than about 20nm below threshold and about 
18nm in strong inversion for planar devices. 
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Fig. 9 Normalized current density degradation in a device at 
V g=O.l V (Left) and V g=O.8V (Right). 
In addition, the second criterion also sets a limit on 
width direction for a planar device. From Fig. 9, it could 
be W> I Onm below threshold and W>6nm in strong 
inversion, which is also consistent with Fig. 5. 
6. Summary 
Based on 3D 'atomistic' device simulations, RTN 
amplitudes in devices of different sizes is extracted. 
Then the widely used "hole in the inversion layer" model 
for predicting RTN amplitudes is examined. It is found 
there is a scaling limit of this simple physical HIL model, 
beyond which the hole radius can no longer be defmed 
the same way as the model does in large devices. 
Otherwise, the RTN amplitude would be overestimated. 
Practical validation range for HIL model is for devices 
with L>20nm and W> 10nm, due to the non-negligible 
impact from source/drain and the failure of assumed 
equivalence to resistor network in ultra-scaled devices. 
Acknowledgement: This work was partly supported by 
NSFC (61522402, 61421005) and 863 Project 
(20 15AAO 1660 1). The authors would like to thank the 
helpful discussion with K. P. Cheung. 
References: [I] C. T. Sah, PRL p.956 (1966). [2] S. 
Christensson, SSE p.797 (1968). [3] G. Abowitz, TED 
p.775 (1967). [4] F. Berz, SSE p.631 (1970). [5] F. N. 
Hooge, Phys. Lett. p.139 (1969). [6] L. D. Yau, TED 
p.170 (1969). [7] G. Reirnbold, TED p.1190 (1984). [8] 
A. Ohata, JAP p.200 (1990). [9] K. P. Cheung, ICICDT 
p.1 (2011). [10] K. P. Cheung, IRPSp.GDl (2012). [11] 
R. G. Southwick III, SNW p.147 (2012). [12] K. P. 
Cheung, ICSICT p.531 (2012). [13] E. Simoen, TED p. 
422 (1992). [14] A. Asenov, TED p.839 (2003). [15] K. 
Sonoda, TED p.1918 (2007). [16] H. H. Mueller, JAP 
p.1734 (1997). [17] C. Liu, IRPS p.XT.17 (2014). [18] 
M. J. Chen, TED p.2495 (2014). [19] GARAND. 
http://www.goldstandardsimulations.com. 
